

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES - Wholesale and Retail.

Fast Thyristor Type **FDT80-2000-12**

Low switching losses / Low reverse recovery charge
Distributed amplified gate for high di_T/dt

Mean on-state current	I_{TAV}	2000 A	
Repetitive peak off-state voltage	V_{DRM}	1000 ÷ 1200 V	
Repetitive peak reverse voltage	V_{RRM}		
Turn-off time	t_q	10.0, 12.5, 16.0, 20.0 μs	
V_{DRM}, V_{RRM}, V	1000	1100	1200
Voltage code	10	11	12
$T_j, ^\circ C$	- 60 ÷ 125		

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions
ON-STATE				
I_{TAV}	Mean on-state current	A	2000 3390	$T_c=89^\circ C$; Double side cooled; $T_c=55^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz
I_{TRMS}	RMS on-state current	A	3140	$T_c=89^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz
I_{TSM}	Surge on-state current	kA	48.5 56.0	$T_j=T_{jmax}$ $T_j=25^\circ C$ 180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=2$ A/ μs
			51.0 59.0	$T_j=T_{jmax}$ $T_j=25^\circ C$ 180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=2$ A/ μs
I^2t	Safety factor	$A^2s \cdot 10^3$	11700 15600	$T_j=T_{jmax}$ $T_j=25^\circ C$ 180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=2$ A/ μs
			10700 14400	$T_j=T_{jmax}$ $T_j=25^\circ C$ 180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=2$ A/ μs
BLOCKING				
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	1000÷1200	$T_{jmin} < T_j < T_{jmax}$; 180° half-sine wave; 50 Hz; Gate open
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1100÷1300	$T_{jmin} < T_j < T_{jmax}$; 180° half-sine wave; single pulse; Gate open
V_D, V_R	Direct off-state and Direct reverse voltages	V	0.6· V_{DRM} 0.6· V_{RRM}	$T_j=T_{jmax}$; Gate open

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES - Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	10	$T_j = T_{j\max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	8	$T_j = T_{j\max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	2500	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$; $I_{TM} = 2 I_{TAV}$; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μ s; $di_G/dt = 2$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	$^{\circ}$ C	-60 ÷ 50	
T_j	Operating junction temperature	$^{\circ}$ C	-60 ÷ 125	
MECHANICAL				
F	Mounting force	kN	40.0 ÷ 50.0	
a	Acceleration	m/s^2	50 100	Device unclamped Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	1.55 2.15	$T_j = T_{j\max}$; $I_{TM} = 4000$ A $T_j = 25$ $^{\circ}$ C; $I_{TM} = 6280$ A	
$V_{T(TO)}$	On-state threshold voltage, max	V	1.40	$T_j = T_{j\max}$;	
r_T	On-state slope resistance, max	$m\Omega$	0.080	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$	
I_H	Holding current, max	mA	1000	$T_j = 25$ $^{\circ}$ C; $V_D = 12$ V; Gate open	
BLOCKING					
I_{DRM} , I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	300	$T_j = T_{j\max}$; $V_D = V_{DRM}$; $V_R = V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾	V/ μ s	200, 320, 500, 1000	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	5.00 3.00 2.00	$T_j = T_{j\min}$ $T_j = 25$ $^{\circ}$ C $T_j = T_{j\max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 200	$T_j = T_{j\min}$ $T_j = 25$ $^{\circ}$ C $T_j = T_{j\max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.35	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$;	
I_{GD}	Gate non-trigger direct current, min	mA	15.00	Direct gate current	
SWITCHING					
t_{gd}	Delay time, max	μ s	0.78	$T_j = 25$ $^{\circ}$ C; $V_D = 600$ V; $I_{TM} = I_{TAV}$; $di/dt = 200$ A/ μ s;	
t_{gt}	Turn-on time ²⁾	μ s	1.60, 2.00, 2.50, 3.20	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ μ s; $di_G/dt = 2$ A/ μ s	
t_q	Turn-off time ³⁾	μ s	10.0, 12.5, 16.0, 20.0	$dv_D/dt = 50$ V/ μ s;	$T_j = T_{j\max}$; $I_{TM} = I_{TAV}$; $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 V_{DRM}$
			12.5, 16.0, 20.0, 25.0	$dv_D/dt = 200$ V/ μ s;	
Q_{rr}	Total recovered charge(linear), max	μ C	220	$T_j = T_{j\max}$; $I_{TM} = 2000$ A;	
t_{rr}	Reverse recovery time, max	μ s	3.8	$di_R/dt = -50$ A/ μ s;	
I_{rRM}	Peak reverse recovery current, max	A	115	$V_R = 100$ V	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES - Wholesale and Retail.

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	°C/W	0.0100	Direct current	Double side cooled
R_{thjc-A}			0.0220		Anode side cooled
R_{thjc-K}			0.0180		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	°C/W	0.0020	Direct current	
MECHANICAL					
w	Weight, typ	g	1600		
D_s	Surface creepage distance	mm (inch)	55.13 (2.170)		
D_a	Air strike distance	mm (inch)	25.10 (0.988)		

PART NUMBERING GUIDE								NOTES														
FDT	80	2000	12	7	7	5																
1	2	3	4	5	6	7																
1. FDT — Fast Inverter Disc Thyristor								1) Critical rate of rise of off-state voltage														
2. Design version								<table border="1" style="width: 100%; text-align: center;"> <tr> <td>Symbol of group</td> <td>4</td> <td>5</td> <td>6</td> <td>7</td> </tr> <tr> <td>$(dv_D/dt)_{crit}, V/\mu s$</td> <td>200</td> <td>320</td> <td>500</td> <td>1000</td> </tr> </table>					Symbol of group	4	5	6	7	$(dv_D/dt)_{crit}, V/\mu s$	200	320	500	1000
Symbol of group	4	5	6	7																		
$(dv_D/dt)_{crit}, V/\mu s$	200	320	500	1000																		
3. Mean on-state current, A								2) Turn-on time														
4. Voltage code								<table border="1" style="width: 100%; text-align: center;"> <tr> <td>Symbol of group</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> </tr> <tr> <td>$t_{gt}, \mu s$</td> <td>1.60</td> <td>2.00</td> <td>2.50</td> <td>3.20</td> </tr> </table>					Symbol of group	6	5	4	3	$t_{gt}, \mu s$	1.60	2.00	2.50	3.20
Symbol of group	6	5	4	3																		
$t_{gt}, \mu s$	1.60	2.00	2.50	3.20																		
5. Critical rate of rise of off-state voltage								3) Turn-off time ($dv_D/dt=50 V/\mu s$)														
6. Group of turn-off time ($dv_D/dt=50 V/\mu s$)								<table border="1" style="width: 100%; text-align: center;"> <tr> <td>Symbol of group</td> <td>8.5</td> <td>8</td> <td>7</td> <td>6</td> </tr> <tr> <td>$t_{qr}, \mu s$</td> <td>10.0</td> <td>12.5</td> <td>16.0</td> <td>20.0</td> </tr> </table>					Symbol of group	8.5	8	7	6	$t_{qr}, \mu s$	10.0	12.5	16.0	20.0
Symbol of group	8.5	8	7	6																		
$t_{qr}, \mu s$	10.0	12.5	16.0	20.0																		
7. Group of turn-on time																						

