

**EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**  
**Wholesale and Retail.**  
**Fast Thyristor Type FDT56-700-30**

Low switching losses / Low reverse recovery charge  
Distributed amplified gate for high  $di_T/dt$

Mean on-state current	$I_{TAV}$	700 A
Repetitive peak off-state voltage	$V_{DRM}$	3000 V
Repetitive peak reverse voltage	$V_{RRM}$	
Turn-off time	$t_q$	40.0, 50.0, 63.0 $\mu s$
$V_{DRM}, V_{RRM}, V$		3000
Voltage code		30
$T_j, ^\circ C$		-60 ÷ 120

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	Values	Test conditions	
<b>ON-STATE</b>					
$I_{TAV}$	Mean on-state current	A	700 1125	$T_c=87^\circ C$ ; Double side cooled; $T_c=55^\circ C$ ; Double side cooled; 180° half-sine wave; 50 Hz	
$I_{TRMS}$	RMS on-state current	A	1100	$T_c=87^\circ C$ ; Double side cooled; 180° half-sine wave; 50 Hz	
$I_{TSM}$	Surge on-state current	kA	14.0 16.0	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
			15.0 17.0	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
$I^2t$	Safety factor	$A^2s \cdot 10^3$	980 1280	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
			930 1190	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
<b>BLOCKING</b>					
$V_{DRM}, V_{RRM}$	Repetitive peak off-state and Repetitive peak reverse voltages	V	3000	$T_{j \min} < T_j < T_{j \max}$ ; 180° half-sine wave; 50 Hz; Gate open	
$V_{DSM}, V_{RSM}$	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	3100	$T_{j \min} < T_j < T_{j \max}$ ; 180° half-sine wave; single pulse; Gate open	
$V_D, V_R$	Direct off-state and Direct reverse voltages	V	$0.6V_{DRM}$ $0.6V_{RRM}$	$T_j=T_{j \max}$ ; Gate open	

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

TRIGGERING				
$I_{FGM}$	Peak forward gate current	A	8	$T_j = T_{j \max}$
$V_{RGM}$	Peak reverse gate voltage	V	5	
$P_G$	Gate power dissipation	W	8	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	A/ $\mu$ s	2000	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 2 \cdot I_{TAV}$ ; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ $\mu$ s
THERMAL				
$T_{stg}$	Storage temperature	°C	-60 ÷ 50	
$T_j$	Operating junction temperature	°C	-60 ÷ 120	
MECHANICAL				
F	Mounting force	kN	24.0 ÷ 28.0	
a	Acceleration	m/s <sup>2</sup>	50	Device clamped

## CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
$V_{TM}$	Peak on-state voltage, max	V	3.20 2.85	$T_j = T_{j \max}; I_{TM} = 3200$ A $T_j = 25$ °C; $I_{TM} = 2512$ A
$V_{T(TO)}$	On-state threshold voltage, max	V	1.50	$T_j = T_{j \max}$ ;
$r_T$	On-state slope resistance, max	$m\Omega$	0.500	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$
$I_H$	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open
BLOCKING				
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	150	$T_j = T_{j \max}$ ; $V_D = V_{DRM}$ ; $V_R = V_{RRM}$
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	V/ $\mu$ s	200, 320, 500, 1000	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; Gate open
TRIGGERING				
$V_{GT}$	Gate trigger direct voltage, max	V	4.00 2.50 2.00	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$
$I_{GT}$	Gate trigger direct current, max	mA	500 300 200	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.25	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ;
$I_{GD}$	Gate non-trigger direct current, min	mA	10.00	Direct gate current
SWITCHING				
$t_{gd}$	Delay time, max	$\mu$ s	0.88	$T_j = 25$ °C; $V_D = 1500$ V; $I_{TM} = I_{TAV}$ ;
$t_{gt}$	Turn-on time <sup>2)</sup>	$\mu$ s	2.50, 3.20, 4.00, 6.30	$di/dt = 200$ A/ $\mu$ s; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ $\mu$ s
$t_q$	Turn-off time <sup>3)</sup> , max	$\mu$ s	40.0, 50.0, 63.0	$dv_D/dt = 50$ V/ $\mu$ s;
			50.0, 63.0, 80.0	$dv_D/dt = 200$ V/ $\mu$ s; $T_j = T_{j \max}$ ; $I_{TM} = I_{TAV}$ ; $di_R/dt = -10$ A/ $\mu$ s; $V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$
$Q_{rr}$	Total recovered charge, max	$\mu$ C	770	$T_j = T_{j \max}$ ; $I_{TM} = I_{TAV}$ ;
$t_{rr}$	Reverse recovery time, typ	$\mu$ s	7.0	$di_R/dt = -50$ A/ $\mu$ s;
$I_{rrM}$	Peak reverse recovery current, max	A	220	$V_R = 100$ V

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.


THERMAL																																		
$R_{thjc}$	Thermal resistance, junction to case, max		$^{\circ}\text{C}/\text{W}$	0.0200	Direct current	Double side cooled																												
$R_{thjc-A}$				0.0440		Anode side cooled																												
$R_{thjc-K}$				0.0360		Cathode side cooled																												
$R_{thck}$	Thermal resistance, case to heatsink, max		$^{\circ}\text{C}/\text{W}$	0.0040	Direct current																													
MECHANICAL																																		
w	Weight, max		g	510																														
$D_s$	Surface creepage distance		mm (inch)	30.38 (1.196)																														
$D_a$	Air strike distance		mm (inch)	18.05 (0.710)																														
PART NUMBERING GUIDE				NOTES																														
FDT	56	700	30	7	2	4																												
1	2	3	4	5	6	7																												
1. FDT — Fast Inverter Disc Thyristor 2. Design version 3. Mean on-state current, A 4. Voltage code 5. Critical rate of rise of off-state voltage 6. Group of turn-off time ( $\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$ ) 7. Group of turn-on time																																		
<sup>1)</sup> Critical rate of rise of off-state voltage <table border="1"> <thead> <tr> <th>Symbol of group</th><th>4</th><th>5</th><th>6</th><th>7</th></tr> </thead> <tbody> <tr> <td><math>(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}</math></td><td>200</td><td>320</td><td>500</td><td>1000</td></tr> </tbody> </table> <sup>2)</sup> Turn-on time <table border="1"> <thead> <tr> <th>Symbol of group</th><th>4</th><th>3</th><th>2</th><th>1</th></tr> </thead> <tbody> <tr> <td><math>t_{gt}, \mu\text{s}</math></td><td>2.50</td><td>3.20</td><td>4.00</td><td>6.30</td></tr> </tbody> </table> <sup>3)</sup> Turn-off time ( $\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$ ) <table border="1"> <thead> <tr> <th>Symbol of group</th><th>3</th><th>2</th><th>1</th></tr> </thead> <tbody> <tr> <td><math>t_{gt}, \mu\text{s}</math></td><td>40.0</td><td>50.0</td><td>63.0</td></tr> </tbody> </table>							Symbol of group	4	5	6	7	$(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}$	200	320	500	1000	Symbol of group	4	3	2	1	$t_{gt}, \mu\text{s}$	2.50	3.20	4.00	6.30	Symbol of group	3	2	1	$t_{gt}, \mu\text{s}$	40.0	50.0	63.0
Symbol of group	4	5	6	7																														
$(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}$	200	320	500	1000																														
Symbol of group	4	3	2	1																														
$t_{gt}, \mu\text{s}$	2.50	3.20	4.00	6.30																														
Symbol of group	3	2	1																															
$t_{gt}, \mu\text{s}$	40.0	50.0	63.0																															

# **EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**

## **Wholesale and Retail.**

### **OVERALL DIMENSIONS**

**Package type: T.D5**



All dimensions in millimeters (inches)