

# **Fast Thyristor Type FDT40-500-22**

Low switching losses / Low reverse recovery charge

Distributed amplified gate for high  $di_T/dt$

Mean on-state current	$I_{TAV}$	500 A
Repetitive peak off-state voltage	$V_{DRM}$	2000...2200 V
Repetitive peak reverse voltage	$V_{RRM}$	
Turn-off time	$t_q$	32.0, 40.0, 50.0, 63.0 $\mu s$
$V_{DRM}, V_{RRM}, V$	2000	2200
Voltage code	20	22
$T_j, ^\circ C$	-60...+125	

## **MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	Values	Test conditions	
<b>ON-STATE</b>					
$I_{TAV}$	Mean on-state current	A	500 541 805	$T_c= 89^\circ C$ ; Double side cooled; $T_c= 85^\circ C$ ; Double side cooled; $T_c= 55^\circ C$ ; Double side cooled; 180° half-sine wave; 50 Hz	
$I_{TRMS}$	RMS on-state current	A	785	$T_c= 89^\circ C$ ; Double side cooled; 180° half-sine wave; 50 Hz	
$I_{TSM}$	Surge on-state current	kA	10.0 11.5	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
			10.5 12.0	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
$I^2t$	Safety factor	$A^2 \cdot 10^3$	500 660	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
			450 590	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
<b>BLOCKING</b>					
$V_{DRM}, V_{RRM}$	Repetitive peak off-state and Repetitive peak reverse voltages	V	2000...2200	$T_{j \min} < T_j < T_{j \max}$ ; 180° half-sine wave; 50 Hz; Gate open	
$V_{DSM}, V_{RSM}$	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2100...2300	$T_{j \min} < T_j < T_{j \max}$ ; 180° half-sine wave; single pulse; Gate open	
$V_D, V_R$	Direct off-state and Direct reverse voltages	V	$0.6 \cdot V_{DRM}$ $0.6 \cdot V_{RRM}$	$T_j=T_{j \max}$ ; Gate open	

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

<b>TRIGGERING</b>				
$I_{FGM}$	Peak forward gate current	A	8	$T_j = T_{j \max}$
$V_{RGM}$	Peak reverse gate voltage	V	5	
$P_G$	Gate power dissipation	W	8	$T_j = T_{j \max}$ for DC gate current
<b>SWITCHING</b>				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	A/ $\mu$ s	2000	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; $I_{TM} = 2500$ A; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ $\mu$ s; $di_G/dt = 2$ A/ $\mu$ s
<b>THERMAL</b>				
$T_{stg}$	Storage temperature	°C	-60...+50	
$T_j$	Operating junction temperature	°C	-60...+125	
<b>MECHANICAL</b>				
F	Mounting force	kN	14.0...16.0	
a	Acceleration	m/s <sup>2</sup>	50	Device clamped

### **CHARACTERISTICS**

Symbols and parameters		Units	Values	Conditions		
<b>ON-STATE</b>						
$V_{TM}$	Peak on-state voltage, max	V	2.40	$T_j = 25$ °C; $I_{TM} = 1570$ A		
$V_{T(TO)}$	On-state threshold voltage, max	V	1.569	$T_j = T_{j \max}$ ;		
$r_T$	On-state slope resistance, max	$m\Omega$	0.673	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$		
$I_H$	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open		
<b>BLOCKING</b>						
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	100	$T_j = T_{j \max}$ ; $V_D = V_{DRM}$ ; $V_R = V_{RRM}$		
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	V/ $\mu$ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; Gate open		
<b>TRIGGERING</b>						
$V_{GT}$	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current	
$I_{GT}$	Gate trigger direct current, max	mA	500 300 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$		
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.35	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ;		
$I_{GD}$	Gate non-trigger direct current, min	mA	50.00	Direct gate current		
<b>SWITCHING</b>						
$t_{gd}$	Delay time, max	$\mu$ s	0.75	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV}$ ; $di/dt = 200$ A/ $\mu$ s;		
$t_{gt}$	Turn-on time <sup>2)</sup> , max	$\mu$ s	1.60, 2.00, 2.50, 3.20	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ $\mu$ s; $di_G/dt = 2$ A/ $\mu$ s		
$t_q$	Turn-off time <sup>3)</sup> max	$\mu$ s	32.0, 40.0, 50.0, 63.0	$dv_D/dt = 50$ V/ $\mu$ s;	$T_j = T_{j \max}$ ; $I_{TM} = I_{TAV}$ ;	
			40.0, 50.0, 63.0, 80.0	$dv_D/dt = 200$ V/ $\mu$ s;	$di_R/dt = -10$ A/ $\mu$ s; $V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$	
$Q_{rr}$	Total recovered charge, max	$\mu$ C	300	$T_j = T_{j \max}$ ; $I_{TM} = I_{TAV}$ ;		
$t_{rr}$	Reverse recovery time, typ	$\mu$ s	5.0	$di_R/dt = -50$ A/ $\mu$ s;		
$I_{rrM}$	Peak reverse recovery current, max	A	145	$V_R = 100$ V		

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

<b>THERMAL</b>					
$R_{thjc}$	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0300	Direct current	Double side cooled
$R_{thjc-A}$			0.0660		Anode side cooled
$R_{thjc-K}$			0.0540		Cathode side cooled
$R_{thck}$	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0060	Direct current	

<b>MECHANICAL</b>					
w	Weight, max	g	180		
$D_s$	Surface creepage distance	mm (inch)	7.86 (0.309)		
$D_a$	Air strike distance	mm (inch)	6.10 (0.240)		


<b>PART NUMBERING GUIDE</b>							<b>NOTES</b>							
FDT	40	500	22	7	3	4								
1	2	3	4	5	6	7								
1. FDT — Fast Inverter Disc Thyristor														
2. Design version														
3. Mean on-state current, A														
4. Voltage code														
5. Critical rate of rise of off-state voltage														
6. Group of turn-off time ( $\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$ )														
7. Group of turn-on time														
							<b>1) Critical rate of rise of off-state voltage</b>							
							Symbol of Group	4	5	6	7	8	8,5	9
							$(\text{dv}_D/\text{dt})_{\text{crit}, \text{V}/\mu\text{s}}$	200	320	500	1000	1600	2000	2500
<b>2) Turn-on time</b>														
							Symbol of group	6	5	4	3			
							$t_{gt}, \mu\text{s}$	1.60	2.00	2.50	3.20			
<b>3) Turn-off time (<math>\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}</math>)</b>														
							Symbol of group	4	3	2	1			
							$t_q, \mu\text{s}$	32.0	40.0	50.0	63.0			

# **EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**

## **Wholesale and Retail.**

### **OVERALL DIMENSIONS**

**Package type: T.C1**



All dimensions in millimeters (inches)