

**EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**  
**Wholesale and Retail.**

**Fast Thyristor Type FDT40-400-22**

Low switching losses  
 Distributed amplified gate for high  $dI_T/dt$

Mean on-state current	I <sub>TAV</sub>	400 A		
Repetitive peak off-state voltage	V <sub>DRM</sub>			
Repetitive peak reverse voltage	V <sub>RRM</sub>	1600...2200 V		
Turn-off time	t <sub>q</sub>	25.0, 32.0, 40.0, 50.0 $\mu$ s		
V <sub>DRM</sub> , V <sub>RRM</sub> , V	1600	1800	2000	2200
Voltage code	16	18	20	22
T <sub>j</sub> , °C		-60...+125		

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	Values	Test conditions	
<b>ON-STATE</b>					
I <sub>TAV</sub>	Mean on-state current	A	400 417 622	T <sub>c</sub> = 87 °C; Double side cooled; T <sub>c</sub> = 85 °C; Double side cooled; T <sub>c</sub> = 55 °C; Double side cooled; 180° half-sine wave; 50 Hz	
I <sub>TRMS</sub>	RMS on-state current	A	628	T <sub>c</sub> = 87 °C; Double side cooled; 180° half-sine wave; 50 Hz	
I <sub>TSM</sub>	Surge on-state current	kA	9.0 10.5	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =10 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =I <sub>FGM</sub> ; V <sub>G</sub> =20 V; t <sub>GP</sub> =50 $\mu$ s; di <sub>G</sub> /dt=1 A/ $\mu$ s
			9.5 11.0	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =8.3 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =I <sub>FGM</sub> ; V <sub>G</sub> =20 V; t <sub>GP</sub> =50 $\mu$ s; di <sub>G</sub> /dt=1 A/ $\mu$ s
I <sup>2</sup> t	Safety factor	A <sup>2</sup> ·10 <sup>3</sup>	400 550	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =10 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =I <sub>FGM</sub> ; V <sub>G</sub> =20 V; t <sub>GP</sub> =50 $\mu$ s; di <sub>G</sub> /dt=1 A/ $\mu$ s
			370 500	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =8.3 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =I <sub>FGM</sub> ; V <sub>G</sub> =20 V; t <sub>GP</sub> =50 $\mu$ s; di <sub>G</sub> /dt=1 A/ $\mu$ s
<b>BLOCKING</b>					
V <sub>DRM</sub> , V <sub>RRM</sub>	Repetitive peak off-state and Repetitive peak reverse voltages	V	1600...2200	T <sub>j min</sub> < T <sub>j</sub> <T <sub>j max</sub> ; 180° half-sine wave; 50 Hz; Gate open	
V <sub>DSM</sub> , V <sub>RSM</sub>	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1700...2300	T <sub>j min</sub> < T <sub>j</sub> <T <sub>j max</sub> ; 180° half-sine wave; single pulse; Gate open	
V <sub>D</sub> , V <sub>R</sub>	Direct off-state and Direct reverse voltages	V	0.6·V <sub>DRM</sub> 0.6·V <sub>RRM</sub>	T <sub>j</sub> =T <sub>j max</sub> ; Gate open	

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

TRIGGERING				
$I_{FGM}$	Peak forward gate current	A	8	
$V_{RGM}$	Peak reverse gate voltage	V	5	$T_j = T_{j \max}$
$P_G$	Gate power dissipation	W	8	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	A/ $\mu$ s	2000	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; $I_{TM} = 2500$ A; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ $\mu$ s
THERMAL				
$T_{stg}$	Storage temperature	°C	-60...+50	
$T_j$	Operating junction temperature	°C	-60...+125	
MECHANICAL				
F	Mounting force	kN	14.0...16.0	
a	Acceleration	m/s <sup>2</sup>	50	Device clamped

### CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
<b>ON-STATE</b>						
$V_{TM}$	Peak on-state voltage, max	V	2.85	$T_j = 25$ °C; $I_{TM} = 1256$ A		
$V_{T(TO)}$	On-state threshold voltage, max	V	1.821	$T_j = T_{j \max}$ ;		
$r_T$	On-state slope resistance, max	$\text{m}\Omega$	0.976	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$		
$I_H$	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open		
<b>BLOCKING</b>						
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	100	$T_j = T_{j \max}$ ; $V_D = V_{DRM}$ ; $V_R = V_{RRM}$		
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	V/ $\mu$ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; Gate open		
<b>TRIGGERING</b>						
$V_{GT}$	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current	
$I_{GT}$	Gate trigger direct current, max	mA	500 300 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$		
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.35	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ;		
$I_{GD}$	Gate non-trigger direct current, min	mA	55.00	Direct gate current		
<b>SWITCHING</b>						
$t_{gd}$	Delay time, max	$\mu$ s	0.90	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV}$ ; $di/dt = 200$ A/ $\mu$ s;		
$t_{gt}$	Turn-on time <sup>2)</sup> , max	$\mu$ s	1.60, 2.00, 2.50, 3.20	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ $\mu$ s		
$t_q$	Turn-off time <sup>3)</sup> max	$\mu$ s	25.0, 32.0, 40.0, 50.0	$T_j = T_{j \max}$ ; $I_{TM} = I_{TAV}$ ; $di_R/dt = -10$ A/ $\mu$ s; $V_R = 100$ V; $V_D = 0.67 V_{DRM}$		
			32.0, 40.0, 50.0, 63.0	$dv_D/dt = 200$ V/ $\mu$ s		

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

<b>THERMAL</b>					
$R_{thjc}$	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0340	Direct current	Double side cooled
$R_{thjc-A}$			0.0748		Anode side cooled
$R_{thjc-K}$			0.0612		Cathode side cooled
$R_{thck}$	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.006	Direct current	
<b>MECHANICAL</b>					
w	Weight, max	g	240		
$D_s$	Surface creepage distance	mm (inch)	19.44 (0.765)		
$D_a$	Air strike distance	mm (inch)	12.10 (0.476)		


<b>PART NUMBERING GUIDE</b>							<b>NOTES</b>							
FDT 40 400 22 7 5 4							1) Critical rate of rise of off-state voltage							
1	2	3	4	5	6	7	Symbol of Group $(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$	4	5	6	7	8	8.5	9
200	320	500	1000	1600	2000	2500	Symbol of group $t_{gt}, \mu\text{s}$	6	5	4	3			
1.60	2.00	2.50	3.20				Symbol of group $t_{tr}, \mu\text{s}$	5	4	3	2			
3.20							25.0	32.0	40.0	50.0				
1. FDT — Fast Disc Thyristor	2. Element Diameter	3. Mean on-state current, A	4. Voltage code	5. Critical rate of rise of off-state voltage	6. Group of turn-off time ( $dv_D/dt=50 \text{ V}/\mu\text{s}$ )	7. Group of turn-on time	2) Turn-on time							
							3) Turn-off time ( $dv_D/dt=50 \text{ V}/\mu\text{s}$ )							

# **EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**

## **Wholesale and Retail.**

### **OVERALL DIMENSIONS**

**Package type: T.C2**



All dimensions in millimeters (inches)