

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

Fast Thyristor Type FDT32-320-24

Low switching losses / Low reverse recovery charge

Distributed amplified gate for high di_T/dt

Mean on-state current	I_{TAV}	320 A	
Repetitive peak off-state voltage	V_{DRM}	2000...2400 V	
Repetitive peak reverse voltage	V_{RRM}		
Turn-off time	t_q	25.0, 32.0, 40.0, 50.0 μs	
V_{DRM}, V_{RRM}, V	2000	2200	2400
Voltage code	20	22	24
$T_j, ^\circ C$		-60...+125	

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Maximum allowable mean on-state current	A	320 470	$T_c= 85^\circ C$; Double side cooled; $T_c= 55^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	502	$T_c= 85^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	6.3 7.0	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=1$ A/ μs
			6.5 7.5	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=1$ A/ μs
I^2t	Safety factor	$A^2s \cdot 10^3$	190 240	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=1$ A/ μs
			170 230	$T_j=T_{j \max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=50$ μs ; $di_G/dt=1$ A/ μs
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	2000...2400	$T_{j \min} < T_j < T_{j \max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2100...2500	$T_{j \min} < T_j < T_{j \max}$; 180° half-sine wave; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.6 \cdot V_{DRM}$ $0.6 \cdot V_{RRM}$	$T_j=T_{j \max}$; Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	6	$T_j = T_{j \max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	3	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	1600	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 2 \cdot I_{TAV};$ Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	°C	-60...+50	
T_j	Operating junction temperature	°C	-60...+125	
MECHANICAL				
F	Mounting force	kN	9.0...11.0	
a	Acceleration	m/s ²	50	Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	2.80	$T_j = 25$ °C; $I_{TM} = 1005$ A	
$V_{T(TO)}$	On-state threshold voltage, max	V	1.50	$T_j = T_{j \max};$	
r_T	On-state slope resistance, max	$m\Omega$	1.250	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$	
I_H	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	150	$T_j = T_{j \max};$ $V_D = V_{DRM}; V_R = V_{RRM}$	
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	200, 320, 500, 1000	$T_j = T_{j \max};$ $V_D = 0.67 \cdot V_{DRM};$ Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 200	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.25	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM};$	
I_{GD}	Gate non-trigger direct current, min	mA	10.00	Direct gate current	
SWITCHING					
t_{gd}	Delay time, max	μ s	0.60	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV};$ $di/dt = 200$ A/ μ s;	
t_{gt}	Turn-on time ²⁾ , max	μ s	1.60, 2.00, 2.50, 3.20		
t_q	Turn-off time ³⁾ max	μ s	25.0, 32.0, 40.0, 50.0	$dv_D/dt = 50$ V/ μ s	$T_j = T_{j \max};$ $I_{TM} = I_{TAV};$ $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 V_{DRM}$
			32.0, 40.0, 50.0, 63.0	$dv_D/dt = 200$ V/ μ s	
Q_{rr}	Recovered charge, max	μ C	250	$T_j = T_{j \max}; I_{TM} = 320$ A; $di_R/dt = -50$ A/ μ s;	
t_{rr}	Reverse recovery time, max	μ s	4.0		
I_{rr}	Reverse recovery current, max	A	130		
$V_R = 100$ V					

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0500	Direct current	Double side cooled
R_{thjc-A}			0.1100		Anode side cooled
R_{thjc-K}			0.0900		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0060	Direct current	
MECHANICAL					
m	Weight, max	g	176		
D_s	Surface creepage distance	mm (inch)	19.44 (0.765)		
D_a	Air strike distance	mm (inch)	12.10 (0.476)		



PART NUMBERING GUIDE							NOTES				
FDT 32 320 24 7 4 5							1) Critical rate of rise of off-state voltage				
1 2 3 4 5 6 7							Symbol of group 4 5 6 7				
1. FDT — Fast Inverter Disc Thyristor							(dv _D /dt) _{crit} , V/ μs 200 320 500 1000				
2. Design version							2) Turn-on time				
3. Mean on-state current, A							Symbol of group 6 5 4 3				
4. Voltage code							t _{gt} , μs 1.60 2.00 2.50 3.20				
5. Critical rate of rise of off-state voltage							3) Turn-off time (dv _D /dt=50 V/ μs)				
6. Group of turn-off time (dv _D /dt=50 V/ μs)							Symbol of group 5 4 3 2				
7. Group of turn-on time							t _q , μs 25.0 32.0 40.0 50.0				

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

OVERALL DIMENSIONS

Package type: T.B3



All dimensions in millimeters (inches)

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.