

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -
Wholesale and Retail.

Phase Control Disc Thyristor Type DT56-800-65

High power cycling capability / Low on-state and switching losses
 Designed for traction and industrial applications

Mean on-state current	I _{TAV}	800 A									
Repetitive peak off-state voltage	V _{DRM}	4600 ÷ 6500 V									
Repetitive peak reverse voltage	V _{RRM}										
Turn-off time	t _q	630, 800 µs									
V _{DRM} , V _{RRM} , V	4600	4800	5000	5200	5400	5600	5800	6000	6200	6400	6500
Voltage code	46	48	50	52	54	56	58	60	62	64	65
T _j , °C							-60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	800 894 733	T _c =79 °C, Double side cooled T _c =70 °C, Double side cooled T _c =85 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	1256	T _c =79 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TSM}	Surge on-state current	kA	10.0 11.5	T _j =T _j ^{max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			10.5 12.0	T _j =T _j ^{max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
I ² t	Safety factor	A ² s·10 ³	500 660	T _j =T _j ^{max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			450 590	T _j =T _j ^{max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	4600÷6500	T _{j min} < T _j < T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	4700÷6600	T _{j min} < T _j < T _{j max} ; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6·V _{DRM} 0.6·V _{RRM}	T _j =T _j ^{max} ; Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	8	$T_j = T_{j \max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	4	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	60	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 1540$ A; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 2$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	°C	-60÷50	
T_j	Operating junction temperature	°C	-60÷125	
MECHANICAL				
F	Mounting force	kN	24.0÷28.0	
a	Acceleration	m/s ²	50	Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	2.40	$T_j = 25$ °C; $I_{TM} = 1500$ A	
$V_{T(TO)}$	On-state threshold voltage, max	V	1.269	$T_j = T_{j \max};$ $0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$	
r_T	On-state slope resistance, max	$m\Omega$	0.981		
I_L	Latching current, max	mA	1500	$T_j = 25$ °C; $V_D = 12$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ μ s	
I_H	Holding current, max	mA	300	$T_j = 25$ °C; $V_D = 12$ V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	200	$T_j = T_{j \max};$ $V_D = V_{DRM}; V_R = V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	1000, 1600, 2000, 2500	$T_j = T_{j \max};$ $V_D = 0.67 \cdot V_{DRM};$ Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.45	$T_j = T_{j \max};$ $V_D = 0.67 \cdot V_{DRM};$	Direct gate current
I_{GD}	Gate non-trigger direct current, min	mA	55.00	Direct gate current	
SWITCHING					
t_{gd}	Delay time, max	μ s	3.00	$T_j = 25$ °C; $V_D = 1500$ V; $I_{TM} = I_{TAV};$ $di/dt = 200$ A/ μ s;	
t_{gt}	Turn-on time, max	μ s	14.00	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ μ s	
t_q	Turn-off time ²⁾ , max	μ s	630, 800	$dv_D/dt = 50$ V/ μ s; $T_j = T_{j \max}; I_{TM} = I_{TAV};$ $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$	
Q_{rr}	Total recovered charge, max	μ C	4500	$T_j = T_{j \max}; I_{TM} = 1000$ A;	
t_{rr}	Reverse recovery time, typ	μ s	60.0	$di_R/dt = -5$ A/ μ s;	
I_{rrM}	Peak reverse recovery current, max	A	150	$V_R = 100$ V	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

THERMAL				
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0180	Double side cooled Anode side cooled Cathode side cooled
R_{thjc-A}			0.0396	
R_{thjc-K}			0.0324	
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0040	Direct current
MECHANICAL				
w	Weight, max	g	510	
D_s	Surface creepage distance	mm (inch)	31.60 (1.244)	
D_a	Air strike distance	mm (inch)	16.50 (0.649)	


PART NUMBERING GUIDE						NOTES														
DT 56 800 65 7 3						1) Critical rate of rise of off-state voltage														
1 2 3 4 5 6						<table border="1"> <tr> <td>Symbol of Group $(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$</td><td>7</td><td>8</td><td>8.5</td><td>9</td></tr> <tr> <td>1000</td><td>1600</td><td>2000</td><td>2500</td><td></td></tr> </table>					Symbol of Group $(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$	7	8	8.5	9	1000	1600	2000	2500	
Symbol of Group $(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$	7	8	8.5	9																
1000	1600	2000	2500																	
1. DT - Phase Control Disc Thyristor 2. Element Diameter 3. Mean on-state current, A 4. Voltage code 5. Critical rate of rise of on-state current non-repetitive, V/ μs 6. Turn-off time ($dv_D/dt=50 \text{ V}/\mu\text{s}$)						2) Turn-off time ($dv_D/dt=50 \text{ V}/\mu\text{s}$)														
						<table border="1"> <tr> <td>Symbol of Group $t_q, \mu\text{s}$</td><td>0</td><td>0</td><td></td><td></td></tr> <tr> <td>630</td><td>800</td><td></td><td></td><td></td></tr> </table>					Symbol of Group $t_q, \mu\text{s}$	0	0			630	800			
Symbol of Group $t_q, \mu\text{s}$	0	0																		
630	800																			

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

OVERALL DIMENSIONS

Package type: T.D5



All dimensions in millimeters (inches)