

**EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**  
**Wholesale and Retail.**

**Phase Control Disc Thyristor Type DT32-500-18**

High power cycling capability / Low on-state and switching losses  
 Designed for traction and industrial applications

Mean on-state current			I <sub>TAV</sub>	500 A				
Repetitive peak off-state voltage			V <sub>DRM</sub>	1000 ÷ 1800 V				
Repetitive peak reverse voltage			V <sub>RRM</sub>					
Turn-off time			t <sub>q</sub>	125, 160, 200, 250, 320, 400, 500 µs				
V <sub>DRM</sub> , V <sub>RRM</sub> , V	1000	1100	1200	1300	1400	1500	1600	1800
Voltage code	10	11	12	13	14	15	16	18
T <sub>j</sub> , °C	-60 ÷ 125							

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters			Units	Values	Test conditions		
<b>ON-STATE</b>							
I <sub>TAV</sub>	Mean on-state current	A	500 592	T <sub>c</sub> =93 °C, Double side cooled T <sub>c</sub> =85 °C, Double side cooled 180° half-sine wave; 50 Hz			
I <sub>TRMS</sub>	RMS on-state current	A	785	T <sub>c</sub> =93 °C, Double side cooled 180° half-sine wave; 50 Hz			
I <sub>TSM</sub>	Surge on-state current	kA	7.0 8.0	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =10 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs		
			7.5 8.5	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =8.3 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs		
I <sup>2</sup> t	Safety factor	A <sup>2</sup> s·10 <sup>3</sup>	240 320	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =10 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs		
			230 290	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; t <sub>p</sub> =8.3 ms; single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs		
<b>BLOCKING</b>							
V <sub>DRM</sub> , V <sub>RRM</sub>	Repetitive peak off-state and Repetitive peak reverse voltages	V	1000÷1800	T <sub>j min</sub> < T <sub>j</sub> <T <sub>j max</sub> ; 180° half-sine wave; 50 Hz; Gate open			
V <sub>DSM</sub> , V <sub>RSM</sub>	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1100÷1900	T <sub>j min</sub> < T <sub>j</sub> <T <sub>j max</sub> ; 180° half-sine wave; single pulse; Gate open			
V <sub>D</sub> , V <sub>R</sub>	Direct off-state and Direct reverse voltages	V	0.6·V <sub>DRM</sub> 0.6·V <sub>RRM</sub>	T <sub>j</sub> =T <sub>j max</sub> ; Gate open			

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

TRIGGERING				
$I_{FGM}$	Peak forward gate current	A	6	$T_j = T_{j \max}$
$V_{RGM}$	Peak reverse gate voltage	V	5	
$P_G$	Gate power dissipation	W	3	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	A/ $\mu$ s	1000	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; $I_{TM} = 1700$ A; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 2$ A/ $\mu$ s
THERMAL				
$T_{stg}$	Storage temperature	°C	-60÷50	
$T_j$	Operating junction temperature	°C	-60÷125	
MECHANICAL				
F	Mounting force	kN	9.0÷11.0	
a	Acceleration	m/s <sup>2</sup>	50	Device clamped

### CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
$V_{TM}$	Peak on-state voltage, max	V	1.70	$T_j = 25$ °C; $I_{TM} = 1570$ A
$V_{T(TO)}$	On-state threshold voltage, max	V	0.919	$T_j = T_{j \max}$ ;
$r_T$	On-state slope resistance, max	$m\Omega$	0.529	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$
$I_L$	Latching current, max	mA	700	$T_j = 25$ °C; $V_D = 12$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ $\mu$ s
$I_H$	Holding current, max	mA	300	$T_j = 25$ °C; $V_D = 12$ V; Gate open
BLOCKING				
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	70	$T_j = T_{j \max}$ ; $V_D = V_{DRM}$ ; $V_R = V_{RRM}$
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	V/ $\mu$ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; Gate open
TRIGGERING				
$V_{GT}$	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$
$I_{GT}$	Gate trigger direct current, max	mA	400 250 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.60	$T_j = T_{j \max}$ ;
$I_{GD}$	Gate non-trigger direct current, min	mA	35.00	$V_D = 0.67 \cdot V_{DRM}$ ; Direct gate current
SWITCHING				
$t_{gd}$	Delay time, max	$\mu$ s	1.25	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV}$ ; $di/dt = 200$ A/ $\mu$ s;
$t_{gt}$	Turn-on time, max	$\mu$ s	4.00	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ $\mu$ s
$t_q$	Turn-off time <sup>2)</sup> , max	$\mu$ s	125, 160, 200, 250, 320, 400, 500	$dv_D/dt = 50$ V/ $\mu$ s; $T_j = T_{j \max}$ ; $I_{TM} = I_{TAV}$ ; $di_R/dt = -10$ A/ $\mu$ s; $V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$
$Q_{rr}$	Total recovered charge, max	$\mu$ C	750	$T_j = T_{j \max}$ ; $I_{TM} = 500$ A;
$t_{rr}$	Reverse recovery time, max	$\mu$ s	15	$di/dt = -10$ A/ $\mu$ s;
$I_{rrM}$	Peak reverse recovery current, max	A	100	$V_R = 100$ V

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

THERMAL					
$R_{thjc}$	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.040	Direct current	Double side cooled
$R_{thjc-A}$			0.088		Anode side cooled
$R_{thjc-K}$			0.072		Cathode side cooled
$R_{thck}$	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.008	Direct current	
MECHANICAL					
w	Weight, max	g	110		
$D_s$	Surface creepage distance	mm (inch)	10.30 (0.405)		
$D_a$	Air strike distance	mm (inch)	6.30 (0.248)		


PART NUMBERING GUIDE						NOTES												
DT	32	500	18	7	3													
1	2	3	4	5	6													
1. DT - Phase Control Disc Thyristor										1) Critical rate of rise of off-state voltage								
2. Element Diameter										Symbol of Group	4	5	6	7	8	8.5	9	
3. Mean on-state current, A										$(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$	200	320	500	1000	1600	2000	2500	
4. Voltage code										2) Turn-off time ( $dv_D/dt=50 \text{ V}/\mu\text{s}$ )								
5. Critical rate of rise of on-state current non-repetitive, V/ $\mu\text{s}$										Symbol of Group	3.5	3	0	0	0	0	0	
6. Turn-off time ( $dv_D/dt=50 \text{ V}/\mu\text{s}$ )										$t_{off}, \mu\text{s}$	125	160	200	250	320	400	500	

# **EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**

## **Wholesale and Retail.**

### **OVERALL DIMENSIONS**

**Package type: T.B2**



All dimensions in millimeters (inches)